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12We formulate the path delay fault grading problem as a combinatorial problem that amounts to storing and manipulating
sets on a special type of Binary Decision Diagrams (BDD), called zero-suppressed binary decision diagrams (ZBDD). The
zero-suppressed BDD is a canonical data structure inherently having the property of representing combinational sets very
compactly. A simple modiﬁcation of the basic scheme allows us to increase signiﬁcantly the storage capability of the data
structure with minimal loss in the fault coverage. Experimental results on the ISCAS’85 benchmarks show considerable
improvement over all existing techniques for exact PDF grading. The proposed methodology is simple, it consists of a
polynomial number of increasingly efﬁcient ZBDD based operations and can handle very large test sets that grade very
large number of faults.
1Preliminary results of this work was presented at the International Test Conference, 2001.
2Research supported by NSF grant CCR 0096119.I Introduction
In the recent years, delay testing has become a very important problem [11]. The objective of delay testing is to detect
timing defects which could degrade the performance of a circuit. The goal of fault grading (also referred to fault coverage)
is to determine the faults tested under a speciﬁc delay fault model by a test set. Fault grading is typically an integral part
of the delay test generation process. It can be used to reduce the effort of the delay test generator as well as to indicate the
completion of the test generation process by verifying that the desired coverage levels have been obtained.
Among the proposed delay fault models, the path delay fault (PDF) model [18] is considered the most accurate and
has received wide attention. Under the PDF model the number of faults is equal to twice the number of physical paths
in the circuit, which can be exponential to the number of lines in the circuit. This makes the process of PDF grading a
very challenging task. This paper examines the fault grading problem under the PDF model. A lot of research effort has
been directed towards developing PDF simulators [5] - [11], [16], [18], [21]. Depending on whether or not they require
enumerationof the faults in the fault list and in the list of tested faults, PDF simulators are classiﬁed as enumerative[18] and
non-enumerative [5] - [10], [16], [21]. Enumerative simulators are exact but inapplicable for circuits with a large number
of faults. Non-enumerative simulators only report the number of tested faults and can further be categorized into exact [5],
[6], [10], or approximate coverage estimators [7] - [9], [16], [21]. The need for approximate non-enumerativegrading tools
is justiﬁed by the results in [9] on the intractability of the problem. The techniquesfor coverageestimation have polynomial
time complexity but the computed estimate is pessimistic, i.e., the true fault coverage is not smaller than the estimated one.
The authors of [6] presented an exact algorithm which utilizes a new but quite complexdata structure, called the Path-
Status Graph (PSG), to hold the status of each PDF in the circuit. The PSG structure has exponential space requirements,
in the worst case. Recent studies in [5] showed that this is often the case when 5,000 or more tests patterns are applied.
[10] gave another exact algorithm which is based on representation of paths by intervals whose worst case time and space
complexity is often exponential, even for small test sets. The recent work of [5] presented a framework that allows for
implicit (non-enumerative) deductive fault simulation for fault models that allow the computation of the exact number of
faults tested by a single test in polynomial time. The path and segment delay fault models have this property. This approach
can handle up to 25,000 test patterns. Beyond the above mentioned test set size limits, the approaches in [5], [6], and [10]
are either extremely slow or fail due to inability to store internal data structures.
To observe delay defects it is necessary to create and propagate transitions in the circuit. This requires application of
a pair of vectors V =( v1;v 2). The ﬁrst vector stabilizes all signals in the circuit while the second one causes the desired
transitions [11]. A PDF is represented as a sequence of falling (1 ! 0) or rising (0 ! 1) transitions along a physical
path from a primary input to a primary output in a circuit. In this work, we use the PDF classiﬁcation discussed in [4],
under which PDFs are classiﬁed as robustly sensitizable, non-robustlysensitizable, functionally sensitizable or functionally
unsensitizable (redundant). See [11] for other PDF classiﬁcations. The classiﬁcation in [4] is based on the signal values
1that the applied test (pair of vectors) induces on the inputs of the gates along the path where the fault is encountered. The
on-input of a gate g is deﬁned as the one along which a rising or falling transition is to be propagated to the output of the
gate. The remaining inputs of g are deﬁned as the off-inputs. We denote the controllingand non-controllingvalues of a gate
by c and nc, respectively. A PDF is tested robustly under some test if at every gate along the PDF the off-inputs assume
either stable nc values when the on-input has a nc ! c transition, or x ! nc values when the on-input has a c ! nc
transition (x denotes a don’t care). A PDF is tested non-robustly if the on-input is allowed to have a nc ! c transition
while the off-inputs have early arriving c ! nc transitions. Functional sensitization includes an additional relaxation when
several gate inputs, including the on-input, have a nc ! c transition. In this case, the inputs that have the nc ! c transition
are multiply sensitized. A PDF is functionally unsensitizable if there is no pair of vectors that satisﬁes at least one of the
above conditions along some gate on the PDF. Functionally unsensitizable PDFs do not need to be tested since they never
affect the timing performance of a circuit under any possible delay assignment.
In this paper, we present an exact non-enumerative methodology for PDF grading that can handle all types of PDFs.
The proposed approach considers combinational or sequential circuits (full-scan with hold latches). We reduce the problem
under consideration to a combinatorial problem under which individual PDFs are represented as combinations and tested
PDFs are represented as a combinational set in an implicit manner (no enumeration takes place). This formulation allows
us to use the well deﬁned framework of zero-suppressed binary decision diagrams (ZBDDs) [15] to solve the PDF grading
problem. ZBDDs are a special type of Binary Decision Diagrams (BDDs) [1, 2] that allow for unique and compact set
representation and manipulation. BDDs have found widespread use in CAD applications such as formal veriﬁcation, logic
synthesis, and test generation[3]. Due to their widespreadapplicability,research on BDDs in still on-going. Thus, advances
in the BDD area have an immediate impact in further speedups for PDF grading.
Another contribution of this work is that a simple extension of the basic scheme can be used to further increase the
ZBDD storage at the expense of small loss in the grading accuracy. Even though, in our experiments, the basic scheme
was successful for all the path intensive circuits of the ISCAS’85 collection, the extended approach may be useful for PDF
grading in systems-on-chip (SOC) environments or other ultra large scale integration (ULSI) applications in the future.
The paper is organized as follows. Section II formulates the PDF grading problem and gives a brief presentation
on ZBDDs and their basic operations. Section III describes the basic algorithm for exact PDF grading and Section IV
presents how the basic algorithm can be modiﬁed to overcome problems related with ZBDD storage requirements. All of
the procedures discussed in Sections III and IV are expressed in terms of a polynomial number of well deﬁned ZBDD
operations. Experimental results and conclusions are presented in Section V and Section VI, respectively.
2II Preliminaries
II-A Problem formulation
We formally state the fault grading problem studied in this paper as follows. The input consists of a set of N tests (pairs of
patterns) T = f(T1;1;T 1;2);:::;(TN;1;T N;2)g, and a combinational circuit C =( V;E) with jEj lines and jV j nodes. The
nodes in V correspond to the primary inputs, gates, and primary outputs of C. The problem is to ﬁnd the number of path
delay faults (of any type) which are tested when the N tests are applied to the primary inputs of the circuit. If we insist on
enumerating all or some of the tested faults we can accomplish this with a brute-force approach. However, the complexity
of the approach will depend on the number of enumerative paths. For this reason, we do not consider enumerative methods
here.
A combinationof n objectscan be representedby an n bit binaryvector,(x1x2:::xn−1xn), where each bitxi 2f 1;0g
expresses whether the correspondingobject is included in the combination or not. A set of combinationscan be represented
by a set of the n bit binary vectors. Such sets are called combinational sets. A physical path (or subpath) in a circuit can be
expressed as a combination of variables that correspond to the primary input and the gates along the path. Similarly, a PDF
in a circuit can be expressedas a combinationof variablesthat correspondto the gatesand one of two possible values(rising
or falling) at the primary input along the PDF. Figure 1(a) shows the C17 circuit from the ISCAS’85 collection. Figure 1(b)
gives the physical paths and the corresponding PDFs expressed as combinations of variables. The existence of a variable v
in the PDF combinations in Figure 1(b) implies that v =1and the absence of a variable v implies that v =0 . Observe that
for each primaryinputi we deﬁne two variables, i1 to representthe rising transition and i2 to represent the falling transition.
Sets of PDFs are represented as a combinational set.
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(a) C17
Physical Path Delay Faults Physical Path Delay Faults
Path Rising Falling Path Rising Falling
11022 111022 121022 3111923 31111923 32111923
21622 211622 221622 6111622 61111622 62111622
21623 211623 221623 6111623 61111623 62111623
31022 311022 321022 6111923 61111923 62111923
3111622 31111622 32111622 71923 711923 721923
3111623 31111623 32111623
(b) Physical paths and PDFs in C17
Figure 1: Circuit C17
II-B Zero Suppressed BDDs
As e to fn-bit binary vectors (or combinations) can be represented by a Boolean function F over n variables. F has output
value equal to 1 for each combination in the set, 0 otherwise. Such boolean functions are called characteristic functions.
The operations of sets, such as union, intersection and difference, can be executed by logic operations on characteristic
functions.
Combinational sets can be manipulatedefﬁciently when traditional Binary Decision Diagrams (BDDs) [1, 2] are used
3to represent characteristic functions. Each function represented as a BDD has a root node and two terminal nodes (terminal
node 1 and terminal node 0). In traditional BDDs, each combination in a set is represented by a path connecting the root to
the terminal node 1. Each path in a BDD corresponds to a product term and the absence of any variable a is understood as
a don’t care. We then say that the variablea is suppressed. In all ﬁgures representing BDDs the root nodes are on the top of
the diagram and the terminal node at the bottom. All BDD nodes are partitioned in levels, root node is always at a higher
level than the terminal node. There exists no edges between nodes at the same level. Although not shown explicitly in the
ﬁgures that represent BDDs, each edge connecting different nodes at different levels is directed to the node at the lower
level.
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Figure 2: BDD and ZBDD for the combinational set f a b cd; a bc dg
Due to the effect of node sharing, BDDs may represent many combinationalsets in a very compact manner. However,
there is a disadvantage when manipulating sets with BDDs because suppressed variable in a BDD is understood as a don’t
care. Observe that in combinational sets, a suppressed variable is regarded as zero since the irrelevant object never appears
in the combination. Thus, the numberofvariablesmust be ﬁxedbeforegeneratingthe BDD that representsthecharacteristic
function of a set.
Zero suppressed BDDs (ZBDDs) have been proposed for efﬁcient set representation and manipulation [15]. ZBDDs
are BDDs based on a new reduction rule which eliminates all the nodes whose 1-edge points to the 0-terminal node. When
the number and the order of variables are ﬁxed, a ZBDD represents a boolean function uniquely. It has been shown that
ZBDDs are considerably smaller and more efﬁcient than BDDs when combinational sets are represented [3, 15]. Figure 2
shows such an example. A solid (resp. dashed) line indicates that the value of the variable which the line comes from is 1
(resp. 0). The ZBDD representing the combinational set f a b cd; a bc dg, which is the same as fc;dg, is less than half the size
of the corresponding BDD.
The reduction rules used to derive the ZBDD can be stated as follows (restated from [15]):
1. Eliminate all the nodes whose 1-edge points to the 0-terminal node, then connect the edge to the other subgraph
directly.
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Figure 3: Example illustrating the ZBDD reduction rule
2. Share all equivalent sub-graphs the same as for original BDDs.
The above stated reduction rules are used to derive the ZBDD for the combinational set f a b cd; a bc dg. The BDD for the
given set is shown in Figure 3(a) and whenever a variable does not occur in a BDD, it implies that the variable can take
either a 0 or a 1 value (it is a don’t-care). The edges with a cross mark in Figure 3(b) are the 1-edgesin the BDD pointing to
the 0-terminal node. Such edges cannot exist in the ZBDD representing the combinational set where, whenever a variable
does not occur it implies that the variable takes the value 0. Figure 3(c) shows the ZBDD representing the set f a b cd; a bc dg
after the reduction. The illustrated ZBDD reduction rule inherently makes the ZBDD a more compact data structure for
representing combinational sets than a BDD. More details about the properties of the ZBDD and its reduction rules can be
found in [15].
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(a) Original ZBDD (b) Reordered ZBDD
Figure 4: Impact of Variable Order on the size of ZBDD
The ZBDD inherently has some properties similar to the BDD. Namely, the size of the ZBDD (number of nodes)
not only depends on the set and the size of the set that it is representing, it also depends on the order of the variables in
the ZBDD. For example consider the set f1357, 2357, 1358, 2358g. The ZBDD to represent the set is shown in
Figure 4(a). The order used for the variables is (1,2,3,5,7,8). A total of 6 nodes are required to represent the set as a ZBDD
5for the given variable order. Even if a single variable is re-positioned, it may have a big impact on the size of the ZBDD
to represent the set. Let the variable order be changed from (1,2,3,5,7,8)t o( 8,1,2,3,5,7). The new ZBDD with reordered
variables is shown in Figure 4(b). The reordered ZBDD in Figure 4(b) uses 10 nodes to represent the set. The order of the
variables used is hence a very crucial factor in the compact representation of a set.
There exists re-ordering techniques like [12], [17], [20] to ﬁnd orders for the variables to represent the functionality
of a circuit as a BDD compactly. Similar techniques can be employed to identify variable order to compactly represent
the characteristic function of a set as a ZBDD. (All the experiments described in Section V are performed by using a ﬁxed
variableorder. Thetopologicalorderofthe nodesin thecircuitisusedasthe orderforthevariables. No dynamicre-ordering
techniques are used for the purpose of experimentation.)
One major feature of a ZBDD is that its form does not depend on the number of variables as long as the combination
sets are the same. ZBDDs automatically suppress the variables for objects which never appear in any combination. This
is very efﬁcient when manipulating sparse sets. Another advantage of ZBDDs is that the number of paths from the root
to the 1-terminal node have a one-to-one correspondence to the combinations in the set. In BDDs, the node elimination
rule violates this property. Since ZBDDs are adapted for combinational set manipulation, the basic operations on ZBDDs
correspond to the basic set manipulation operations. Next, we list and brieﬂy describe the basic ZBDD operations used in
our work in Table 1. For a more detailed description and the corresponding manipulation algorithms refer to [15]. All the
operators in Table 1 terminate very fast even for very large ZBDDs.
Operation Symbol Description
Empty() (1) the empty set (0-terminal node).
Base() (0) the base set (1-terminal node).
Change(S;v) !(S, v) set v for all combinations in set S.
SubSet(S; v) (S, v) factor of S by v.
Difference(S;Q) S − Q the set difference operation.
Union(S; Q) S [ Q the union operation .
Intersect(S;Q) S \ Q the intersection operation .
Count(S) jSj the number of combinations in set S.
Table 1: Basic ZBDD Operations
III The basic scheme
In this section we describe the basic PDF grading algorithm which is a two-phase process for every test in the test set. The
test is simulated during the ﬁrst phase to ﬁnd the PDFs tested under a single test. The second phase constists of storing the
PDFs identiﬁed in the previous phase in a ZBDD format and updating the set of total PDFs tested with the new PDFs.The
pseudocodeof the basic algorithmin Table 2. It is presentedin termsof the basic ZBDD operatorsin Table 1 to demonstrate
the simplicity and effectiveness of the proposed method.
The input circuit, input test set, and PDF sensitization type are denoted by C, T,a n dPDF type, respectively. We
deﬁne sets P(C) and P(i) to represent the tested PDFs for C, and the tested PDFs for test pattern i. These sets are pointers
6PROCEDURE PDF Grading(C; T; PDF type)
1 P(C) =E m p t y ( )
2 FOR every test (Ti;1;T i;2) 2 T; i =1 ;2; :::;jTj DO
3 Simulate(C; (Ti;1;T i;2);P D Ftype)
4 P(i)=S t o r ePDFs(C)
5 P(C)= Union(P(C),P(i))
6 Number of PDFs tested = Count(P(C))
END PDF Grading()
Table 2: PDF Grading
to ZBDD structures and are initially set to Empty(). After all of the test patterns are processed, procedure PDF Grading()
ﬁnds the total number of tested PDFs by computing the cardinality of the ﬁnal ZBDD.
The simulation procedure (Table 2-line 3) considers as input the type of PDFs to be detected and applies the appro-
priate conditions for PDF sensitization ([4], see also Section 1) to ﬁnd the PDFs tested. This phase requires two topological
traversals of the input circuit. A forward traversal performs the actual simulation for the test patterns and and a backward
traversal marks the lines and nodes (gates and primary inputs) along the sensitized paths. We do not elaborate further on
the procedure Simulate() as it is a standard procedure in all PDF simulators. Procedure Store PDFs() constructs the ZBDD
that represents the set of all PDFs tested under a single test pattern. This is accomplished by traversing the circuit in a
topological manner and constructing an appropriate ZBDD at each gate.
We deﬁne a partial PDF to be a PDF from some primary input to some internal gate. The ZBDD of an internal gate
contains all the partial PDFs from the primary inputsto the gate. At the end of the traversal, the primaryoutputs are reached
and, for everyoutput, the ZBDD for all the PDFs fromthe primary inputsto the primaryoutputis constructed. At this point,
the union of all the ZBDDs for the primary outputs is computed and, thus, the set of all the PDFs tested by a single test is
derived. The pseudocode for Procedure Store PDFs() is shown below.
PROCEDURE Store PDFs(C)
1D O
2 Select node gi 2 C to be processed
3I F ( gi is marked)
4I F ( gi is a Primary Input)
5 IF (transition on gi is R) v = Va r R (gi)
6 ELSE IF (transition on gi is F) v = Va r F(gi)
7 P(gi) = Change(Base(),v)
8 ELSE
9 v = Va r (gi)
10 P(gi) =E m p t y ( )
11 FOR every input node gk of gi
12 IF (gk is marked)
13 P(gi) = Union(P(gi), Change(P(gk), v))
14 ELSE
15 P(gi) =E m p t y ( )
16 UNTIL all nodes are processed
17 Tested = Empty()
18 FOR every Primary Output node g 2 C DO
19 Tested = Union(Tested, P(g))
20 Return Tested
END Store PDFs()
Table 3: Store PDF
7The rising and falling transitions are denoted by R and F, respectively. For a primary input g, function VarR(g) (resp.
VarF(g)) returns the variable that represents an R (resp. F) transition on the input. If g is a gate, Var(g) returns the variable
for the gate. P(g) denotes the ZBDD at gate g that contains all the partial PDFs from the inputs to g. The processing
of nodes is done in a topological order. The marking of the nodes is performed during the ﬁrst phase of the approach, in
procedure Simulate(). The processing at each node differs depending on whether the node is a primary input or a gate. If
the node is a primary input, the appropriate variable (according to the type of the transition at the input) is selected and the
appropriate combination is formed (lines 5-7). If the node to be processed is a gate, then the gate variable is added to all the
combinations of the marked inputs. The combinational set that represents all the partial PDFs from the inputs to the gate is
formed by taking the union of all the combinational sets at the marked inputs of the gate (lines 9-13). When the traversal
is completed, the ZBDD that contains all the tested PDFs from the primary inputs to all of the primary outputs is derived
(lines 17-19).
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Figure 5: Output of 1st iteration of PDF Grading()
We use the following example to illustrate the proposed approach. Let circuit C17, shown in Figure 1(a), and test set
T = fT1;T 2g,w h e r eT1 = f01101;01111gand T2 = f01010;01110gbe the input instances. Assume, without any loss of
generality,that we are interested in robustlytested PDFs. The variablesare markedon each of the nodes(For primaryinputs
with no transition, variables are not assigned). The topological order of the nodes is used as the order for the variables. We
ﬁrst simulate the ﬁrst test, T1 = f01101;01111g. Figure 5(a) shows the PDFs tested by T1 (identiﬁed by bold lines).
The ZBDD that contains all the PDFs tested by T1 (P(1)) is shown in Figure 5(b) (The variable order used for the circuit
shown in Figure 5(a) is (31;61;11;16;19;22;23). This variable order is used for both T1 and T2). The three PDFs tested
by T1 correspond to the combinational set P(1) = f61111622, 61111623, 61111923g. Observe that the ZBDD of
Figure 5(b) represents these exact combinations. At this point, P(C)=P(1) (Figure 5(c)).
Next, we apply the second test pattern, T2 = f01010;01110g. Figure 6(a) shows the PDFs tested by T2.T h ec o m -
binational set corresponding to the two PDFs covered by T2 is P(2) = f31111622, 31111623g, and the corresponding
ZBDD is shown in Figure 6(b). The set of all PDFs tested by T1 and T2, which contains exactly ﬁve combinations, is
8illustrated in Figure 6(c). Observe how P(C) contains all combinations in P(1) [ P(2).
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Figure 6: Output of 2nd iteration of PDF Grading()
It cannot be concluded from Figure 5(c) and Figure 6(c), that the size of the ZBDD increases as more PDFs are
covered. This is illustrated as follows, consider a third test vector T3 = f00011;00111g. Figure 7(a) shows the PDF
tested by T3. The combinational set corresponding to the single PDF covered by T3 is P(2) = f31111923g,a n dt h e
corresponding ZBDD is show in Figure 7(b). The set of all PDFs tested by T1, T2 and T3, which contains exactly six
combinations, is shown in Figure 7(c).
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Figure 7: Output of 3rd iteration of PDF Grading()
It can be observed from Figure 6(c) and Figure 7(c) that, tests T1 and T2 covered 5 PDFs which required 9 nodes to
represent the PDFs covered. However after the application of the test T3, that covered 1 new PDF (making the total number
of PDFs covered as 6), the number of ZBDD nodes required to represent the 6 PDFs drops down to 7. This happens due
to the recombination of the nodes 11 and 16, shown in Figure 6(c). This reduction is inherently described by the reduction
rule of the ZBDD to share isomorphic sub-graphs. The phenomenon of recombination of nodes can also be observed in
the technique proposed in [6]. [6] uses the data structure Path Status Graph to represent path delay faults, which also
exhibits similar property of recombination of nodes. This property of recombination of nodes helps in sharing an edge for
9an exponential number of PDFs covered.
IV PDF Grading using cuts
IV-A Grading using Single Cuts
This section presents an extension to the basic scheme that handles the case when the ZBDD representing all the tested
PDFs cannot be stored. The proposed solution uses the notion of independent cuts to perform a virtual circuit partition
and construct appropriate ZBDDs that represent tested PDFs in the partitions. A very accurate formula is used to derive
the number of new PDFs tested by every test. A set of lines in the circuit forms an independent cut  if and only if, the
following two conditions are satisﬁed:
 Every I/O path contains a line in ,a n d
 No two lines in  are on the same I/O path.
We use independent cuts only for computational purposes;the cuts do not physically partition the circuit i.e., they
are virtual ([16], [22]). [16] and [22] have shown that virtual cuts reduce the path count drastically. By using a single
independent cut we practically eliminate most memory problems related to the ZBDDs while ensuring very accurate fault
coverage (see Section V for more details). In the extreme case where a single cut does not solve the memory problems or,
when additional coverage accuracy is desired, the single-cut approach can be easily extended to use multiple cuts.
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Figure 8: Calculation of new PDFs with Single IndependentCut
When grading using cuts, some PDFs may be double counted. The basic idea that allows us to calculate the coverage
without double counting is as follows:
Assume that i−1 tests have been applied and we are currently applying the ith test. We refer to a single independent
cut as 1. To simplify our description, we assume that the primary outputs of the circuit form another independent cut 2.
Consider lines l1 2 1 and l2 2 2.W ed e ﬁ n eC1, P1 to be the set of PDFs terminating at line l1 under the ith test and all
previous i−1 tests, respectively. Similarly, C2, P2 are the set of PDFs originating at line l1 and terminating at line l2 under
the ith test and all previous i−1 tests, respectively. The number of new PDFs that pass throughline l1 and terminate at line
l2, detected by the ith test is at least:
10PDF(l1;l 2)=jC1jj C2 n P2j + jC1 n P1jj C2 \ P2j (1)
Equation 1 is derived from the Principle of Inclusion-Exclusion. In the presence of a single independent cut, each
PDF is constituted by two partial PDFs - one from a primary input and terminating at l1 and the other originating at line l1
and terminating at line l2. A PDF can be counted as a new PDF tested by a test i, if either one of the two partial PDFs is
new.
A PDF is counted as new when it is present either in the set of new partial PDFs terminating at l1 (denoted by C1 nP1
in Figure 8) or in the set of new partial PDFs originating at line l1 and terminating at l2 (denoted by C2 n P2). We observe
the following for the term jC1jjC2nP2j which countsall those PDFs that have partial PDFs throughline l1 and new partial
PDFs between the cut lines l1 and l2 identiﬁed by test i. All partial PDFs in C2 n P2 are new but this is not true for all the
partial PDFs in C1.T h et e r mjC1 n P1jj C2 \ P2j counts all those PDFs that have a new partial PDF through line l1 but
partial PDFs that have already been counted when considering the partial PDFs between the lines l1 and l2. Clearly, all the
PDFs counted by this term is new to the ones in the previous term. This justiﬁes the summation of the two terms shown in
Equation 1.
We observe that Equation 1 may miss from counting some PDFs. The PDFs that are missed from being counted are
those that exactly pass through both regions shown by C1 \P1 and C2 \P2 in Figure 8. However, the probabilityfor a PDF
to exactly pass through both the regions C1 \ P1 and C2 \ P2 is low. An analysis showing the probability to fail to count a
new PDF by the proposed technique is analyzed in Equation 3.
We estimate the total number of new PDFs detected by the ith test, by summing up the number of new PDFs detected
between all possible combinations of the cut lines l1 and l2:
X
l121
X
l222
PDF(l1;l 2) (2)
Since the cuts are independent, all PDFs in a partition are independent (no set of lines in one PDF is a subset of the
set of lines in some other PDF), no double counting can occur and the proposed heurisitc is thus pessimistic.
We analyzethe probabilityof failing to counta new PDF whentheith test is applied. Let A (resp. B) be the subcircuit
induced by the primary inputs and the cut lines (resp. the cut lines and the primary outputs). We deﬁne SA to be the set of
sensitizable PDFs in A,a n dCA  SA to be the set of PDFs in A tested by i tests. Similarly, we deﬁne SB and CB  SB
with respect to subcircuit B.L e t Cov be the estimate given by Equation 1 for the i − 1 previously applied tests. The
probability that Equation 1 fails to count a new PDF when the ith test is applied, denoted by PF,i s
PF =

jCAj
jSAj



jCBj
jSBj

−

Cov
jSAjj SBj

=
jCAjj CBj−Cov
jSAjj SBj
(3)
When (jSAjj SBj) is very large with respect to the coverage, PF is extremely small. When the coverage approaches
(jSAjj SBj),t h e n(jCAjj CBj−Cov) approaches zero, thus, PF is negligible.
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Figure 9: Example Showing Pessimism
Shown below is an example illustrating the condition when a new PDF is not counted by the proposed technique. In
Figure 9, let the set of PDFs f" A1B2;" A2B1g be tested by vector t1. The coverage of test t1 is 2 using Equation 2.
This calculated coverage is exact. Let the PDF f" A1B1g be tested by vector t2. As per the explanation of Equation 1, the
sets P1 and P2 are f" A1;" A2g and fB1;B 2g respectively. The sets C1 and C2 are f" A1g and fB1g respectively. The
coverage of test t2 will be 0 using Equation 2 which is pessimistic. This happens because the segments in sets C1 and C2
have already been tested by a previous vector. Though the approach is pessimistic, it can be seen that, this loss of count can
happen if the whole segment on either side of the cut has to be identical to that present in the correspondingsets P1 and P2.
Here, the segment contains many gates and lines (see description of procedure Cut Formation() at the end of the section).
So the probability of the segment in C1 to be present in P1 and simultaneously the segment in C2 to be present in P2 is very
low. This inturn makes the probability to fail to count a new PDF (PF)t ob el o w .
In the following, we describe the fault grading algorithm in terms of fundamental ZBDD operations. The rationale is
to show that it can be implemented as a low order function of very efﬁciently implemented operators. The pseudocode of
the approach is shown in Table 4.
PROCEDURE PDF Grading with Cuts(C;T;PDF type)
1C u t formation(C)
2P D F num = 0
3n e w P(l) = Empty(), 8l 2f 1; 2g
4 FOR every test (Ti;1;T i;2) 2 T; i =1 ;2; :::;jTj DO
5o l d P(l) =n e wP(l), 8l 2f 1; 2g
6 Simulate(C; (Ti;1;T i;2);P D Ftype)
7N e w Store PDFs(C)
8 FOR each marked l1 2 1 DO
9 PDF(l1)=0
10 % Calculate Formula 1 for (l1;l 2) %
FOR each marked l2 2 2 DO
10.1 C2=SubSet(new P(l2), l1)
10.2 P2=SubSet(old P(l2), l1)
10.3 Dif l1 = Difference(new P(l1),old P(l1))
10.4 Dif l2 = Difference(C2,P2)
10.5 Int l2 = Intersect(C2,P2)
10.6 PDF(l1;l 2) = Count(C1)  Count(Dif l2)
+ Count(Dif l1)  Count(Int l2)
10.7 PDF(l1) = PDF(l1) + PDF(l1;l 2)
11 % Calculate Formula 2 for (Ti;1;T i;2) %
PDF num = PDF num + PDF(l1)
12 Return PDF num
END PDF Grading with Cuts()
Table 4: Store PDF
12The algorithmproceedsas follows: First, we identify the cut 1 using a procedurewhich we call Cut formation()(line
1). We describe this approach in more detail at the end of this section. The set of output lines forms another independent
cut, 2. Then, for each test i we do fault simulation using procedureSimulate() (line 6), and form the ZBDDs for the current
test i by invoking the procedure New Store PDFs() (line 7). This procedure is a modiﬁcation of Store PDFs() presented
in Section III so that several ZBDDs are generated. Every generated ZBDD contains either partial PDFs that start at the
primary inputs and terminate at a line in 1, or partial PDFs between a line in 1 and a line in 2. In the pseudocode,
the ZBDD for some cut line l under the current test i and the previous i − 1 tests is denoted by new P(l) and old P(l),
respectively. New Store PDFs() generates new P(lj), for all lines j 2f 1; 2g. The double-nested loop (lines 8-11)
estimates the total number of new PDFs that test i detects on top of the previously detected faults.
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(a)Simulation of T1
line l 2 1 line O 2 2
l new P(l) l old P(l) l new P(l) l old P(l)
l1 fg l1 fg O1 fhjg O1 fg
l2 fb2hg l2 fg O2 fhk;ikg O2 fg
l3 fe2ig l3 fg
(b)Sets of partial PDFs (ZBDDs) at each cut line
PDF(l1;O 1)=0 PDF(l1;O 2)=0
PDF(l2;O 1)=jfb2hgj  jfjg n fgj + jfb2hgnf g jj f jg \ fgj
=1 1+1  0=1
PDF(l2;O 2)=jfb2hgj  jfkg n fgj + jfb2hgnf g jj f kg \ fgj
=1 1+1  0=1
PDF(l3;O 1)=jfe2igj  jfg n fgj + jfe2ig n fgj  jfg \ fgj
=1 0+1  0=0
PDF(l3;O 2)=jfe2ig jj f kg n fgj + jfe2ignf kgj jfg \ fgj
=1 1+1  0=1
# New PDFs tested by T1 =
P
n21;m22 PDF(ln;O m)=3
(c) Computation of new PDFs tested by T1
Table 5: Computation of Coverage - Cut Based Approach (Test T1)
We use the following example to illustrate the fault grading algorithm using a single cut. Let circuit C17, shown in
Figure 1(a) , and the test set T = f(01101;00000);(01000;00110)g be the input instances. Assume we are interested in
functionallysensitizable PDFs. Let 1 = fg;h;ig(we use the same label for a gate and its outputstem) and 2 = fO1;O 2g.
Table 5(a) shows the simulation of T1 on the virtually partitioned circuit. Observe that T1 detects three PDFs. Table 5(b)
lists the sets of partial PDFs at each line in 1 and 2, detected under the current test and under all previously applied tests.
13For example, new P(l2)=fb2hg, given under the second column in the second row, is the set of PDFs from the inputs to
line l2 detected only by T1. Table 5(c) shows how the number of PDFs through every pair of lines ln 2 1, n =1 ;2;3 and
Om 2 2;m=1 ;2 is calculated. The total number of new PDFs tested by T1 (last line of Table 5(c)) is equal to three.
a
c
d
e
b
f
g
h
i
1 j
2 k
s1
s1
z
s1 s0
s0
s1
1 l
2 l
l3
l1
l2
l3
virtual cut z1
2
O
O
(a)Simulation of T2
line l 2 1 line O 2 2
l new P(l) l old P(l) l new P(l) l old P(l)
l1 fg l1 fg O1 fhjg O1 fhjg
l2 fb2h;c1fh; l2 fb2hg O2 fhkg O1 fhk;ikg
d1fhg
l3 fg l3 fe2ig
(b)Sets of partial PDFs (ZBDDs) at each cut line
PDF(l1;O 1)=0 PDF(l1;O 2)=0
PDF(l2;O 1)=jfb2h;c1fh;d1fhg jj f jgnf jgj +
jfb2h;c1fh;d1fhgnf b2hg jj f jg\f jgj
=3 0+2  1=2
PDF(l2;O 2)=jfb2h;c1fh;d1fhg jj f kgnf kgj +
jfb2h;c1fh;d1fhgnf b2hg jj f kg\f kgj
=3 0+2  1=2
PDF(l3;O 1)=0 PDF(l3;O 2)=0
# New PDFs tested by T2 =
P
n21;m22 PDF(ln;O m)=4
(c) Computation of new PDFs tested by T2
Table 6: Computation of Coverage - Cut Based Approach (Test T2)
The simulation of the second test pattern T2 i ss h o w ni nT a b l e6 ( a ) . T2 detects six PDFs, out of which two have
already been detected by T1. The sets of partial PDFs at each cut line and the calculation of the new PDFs tested by T2 are
listed in Table 6(b) and (c), respectively. Observe how the double counting of the previously tested PDFs fb2hj;b2hkg is
avoided when computing PDF(l2;O 1) and PDF(l2;O 2). The coverage calculated in the example is optimal.
In the remaining, we brieﬂy explain how to derive 1 using procedure Cut formation(C). [22] gives an optimal
algorithm based on a min-cost ﬂow formulation for this problem. Our goal here is to derive a solution fast. Therefore we
identify a suboptimal cut by using the following greedy approach. We form a node–weighted directed dependency graph
where there exists an edge (i;j) from node i to any successor node j. The weight on node i reﬂects the number of paths
from the primary inputs terminating at i, denoted by p1(i), plus the number of paths from i to the primary outputs, denoted
by p2(i). The nodes are chosen in a greedy manner and in decreasing order of weights. This guarantees a large reduction to
the total number of paths because each such node reduces the total path count by p1(i) p2(i)−p1(i) −p2(i). In addition,
a node is selected only if it is not adjacent in the dependency graph to any previously selected node. When no more nodes
14can be selected, the output lines of the selected nodes form 1.
IV-B Grading using multiple cuts
Multiple cuts may be used to estimate the coverage in the extreme case where a single cut does not sufﬁce in assisting
to formulate ZBDDs that can be represented in memory. The formation of multiple cuts can be done recursively on each
subcircuit that is induced by an already existing cut 1 using procedure described in Section IV-A.
In the remaining, we explain how to estimate the coverage with m independentcuts, m>2. (As in Section IV-A, we
assume that the mth cut consists of the set of primary output lines.) It is noted that a line may participate in more than one
cut, but this is taken care by the fault coverage procedure.
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Figure 10: Calculation of new PDFs with Multiple Cuts
Consider m cuts, 1; 2;::;m. Let also line l1 2 1, l2 2 2, .., lm 2 m. Consider the ith pair of test patterns.
With the help of the Venn diagram of Figure 10 we will show how we are able to ﬁnd the new PDFs detected by the ith
test vector. In Figure Figure 10, C1 denotes the subPDFs in the ﬁrst (leftmost) subcircuit that terminate at line l1,a n dCi,
2 <i m, denotes the set of new subPDFs in the ith subcircuit (from left to right) connecting lines li−1 and li.W eu s e
the notation Pi, 1  i  m to deﬁne, in a similar manner, the set of paths that were detected by the previous patterns. The
number of newly detected PDFs by test pattern i is given by:
New PDFs=
X
l121
X
l222
:::
X
lm2m
+ jC1jj C2j::: j Cm−1jj Cm n Pmj
+ jC1jj C2j::: j Cm−2jj Cm−1 n Pm−1jj Cm \ Pmj
+ jC1jj C2j::: j Cm−3jj Cm−2 n Pm−2jj Cm−1 \ Pm−1jj Cm \ Pmj
+ ::::
+ jC1 n P1jj C2 \ P2j::: j Cm−1 \ Pm−1jj Cm \ Pmj
In general, the kth term in the above equation counts new PDFs due to new subPDFs by the current test vector in the
kth subcircuitfromrightto left. (TheyareexactlyjCknPkj suchsubpaths.) These aresubPDFsthat eitherterminateat aline
15in the leftmost cut or are connecting lines lk−1 and lk. In addition, these new PDFs are guaranteed to be exclusive to those
that were calculated by earlier terms by insisting on multiplying the quantity jCk nPkj with quantities jCx \Pxj (instead of
jCxj), for all x>k . Therefore the described method is also pessimistic. Arguments similar to those in Section IV-A can be
used to show that the probability of failing to count a new PDF when the ith test is applied remains low.
We observed that the above calculation requires exponential time to the number of lines in the m cuts. It is therefore
mandated that low cardinality cuts be formed. Thus, when the number of cuts is more than a small constant, the method of
[22] must be modiﬁed appropriately to result into low cardinality cuts that reduce the total number of subpaths effectively.
V Experimental results
We present experimental results for the ISCAS’85 combinational circuits. The proposed fault grading methods (with and
without independent cuts) were implemented in C. The experimentals were performed on a 750MHz SunBlade 1000 work-
station with 1GB of RAM. We consider robustly, non-robustlyand functionallytestable PDFs for the experimentspresented
in Table 7 and 8. All the experiments performed were done with a ﬁxed variable order. The order of the variable was ﬁxed
based on the topological order of the gate to which they correspond to.
Robust Non-Robust Functional
Circuit Total Vectors PDFs Nodes Time PDFs Nodes Time PDFs Nodes Time
PDFs Covered (sec.) Covered (sec.) Covered (sec.)
C880 17,284 1,596 6,599 8,846 2.54 8,055 9,392 3.02 9,155 10,018 3.29
C1355 8,346,432 9,856 16,843 15,480 11.52 53,619 24,955 15.67 65,685 31,602 19.61
C1908 1,458,112 7,647 22,953 34,319 22.94 40,396 40,715 32.47 59,242 53,087 47.15
C2670 1,359,756 2,403 9,230 10,411 6.03 17,065 17,735 7.25 18,872 18,524 7.43
C3540 56,531,748 4,377 21,873 40,278 25.85 68,490 95,104 53.15 156,080 114,724 74.59
C5315 2,682,610 4,038 33,922 26,282 22.28 65,498 47,994 32.52 67,974 48,654 33.29
C6288 1.978 * 10
20 838 1,974 525 4.28 2,350 620 4.83 5,921 3,908 12.28
C7552 1,452,986 16,121 52,566 40,602 95.52 71,370 80,726 108.59 72,877 82,048 109.65
Table 7: Coverage for Test Set from [13]
Robust Non-Robust Functional
Circuit Vectors PDFs Time PDFs Time PDFs Time
Covered (sec.) Covered (sec.) Covered (sec.)
C880 90,714 7,750 78.75 11,721 144.91 16,671 329.19
C1355 389,400 7,7996 289.25 179,612 416.01 278,046 506.43
C1908 218,964 32,043 416.47 116,690 829.50 431,259 1416.73
C2670 211,725 8,521 519.94 72,427 1741.01 138,258 5115.85
C3540 179,589 33,846 634.76 503,161 3507.26 6,068,081 11980.31
C5315 655,776 45,330 3537.32 341,434 39076.66 557,147 75781.18
C6288 673,286 1,271 5698.48 903,944 46781.02 967,312 63210.91
C7552 540,597 23,156 4042.53 191,513 18719.68 367,818 40352.4
Table 8: Coverage for Test Set from [14]
Table 7 and 8 report the number of robustly, non-robustly and functionally tested PDFs when the test sets generated
by [13] and [14] respectively were applied. The results obtained for the approach presented in Section III are listed in
Table 7 and 8, there was no need for cut formations. The test sets of [13] consist of maximum two tests per nonempty
subcircuit that is induced by an input-output combination. One test enforcesa rising and the other a falling transition on the
16input line of the subcircuit. The above mentioned experimental setup ensures testing PDFs that are distributed all over the
circuit. Results in Table 7 shows the effectiveness of the method to represent large number of PDFs and Table 8 shows the
effectiveness of the method, wherein the method unlike in [5] is not limited by the size of test set, but only by the number
of PDFs covered by the test set.
PDFs Time(sec.)
Circuit Vectors (Robustly Tested) (Proposed) [5]
C880 1,596 6,599 2.54 3.56
C1355 9,856 16,843 11.52 15.65
C1908 7,647 22,953 22.94 29.91
C2670 2,403 9,230 6.03 9.95
C3540 4,377 21,873 25.85 30.04
C5315 4,038 33,922 22.28 24.22
C6288 838 1,974 4.28 5.13
C7552 16,121 52,566 95.52 103.1
Table 9: Comparison of the proposed technique with [5]
Column 3 of either Table 7 or 8 shows the number of applied tests (test set sizes). Explicit comparison is made with
the approach [5] and not with the approach of [6], because the results of [5] outperformed [6]. For comparison purposes,
Table 9 lists the CPU execution time required when the method proposed in [5] was executed. The tool of [5] failed (due to
memory overﬂow problems or internal data-structure related problems) to handle more than 25,000 test patterns.
The results show clearly the superiority of the presented method over existing approaches that obtain exact PDF
coverage. They also clearly demonstrate that the basic scheme sufﬁces when test sets obtained from existing ATPG tools
are applied for currently available benchmarks. The results show that the number of ZBDD nodes required to store the
PDFs increases as the number of tested PDFs increases. Figures 11(a), (b) and (c) show this relationship. In particular the
ﬁgure shows the number of ZBDD nodes as a function of the number of applied tests. The result shows that the functions
are nearly monotonous.
Circuit #o fP D F s # of Nodes Time
stored in ZBDD (secs)
c880 17,284 9,708 1.32
c1355 8,346,432 122,107 8.91
c1908 1,458,112 79,878 8.48
c2670 1,359,756 53,529 6.10
c3540 56,531,748 155,649 39.44
c5315 2,682,610 109,815 8.28
c6288 1.978 * 10
20 1,917,260 234.56
c7552 1,452,986 131,017 22.70
Table 10: First Approach for Generating Fictitious Test Sets
The tests generated using [13] and [14] cover only a small fraction of all the PDFs in the circuit. Observe that more
than 90% of the PDFs in most of the benchmarks are functionally unsensitizable. With such low coverages it is difﬁcult to
analyze the memory requirement of the ZBDD as a function of the fault coverage. Therefore a ﬁctitious setup is made and
we assume that every PDF in the circuit testable. In the remaining we describe methods for identifying sets of PDFs that
correspond to PDFs covered by a test in the ﬁctitious test set. We propose two different methods by which all PDFs in the
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Figure 11: Memory Characteristics
circuit are extracted and are stored as a ZBDD.
 The ﬁrst approach simply consists of two tests, one with all rising transitions on the primary inputs and one with all
falling transitions. Each test vector is assumed to test all the PDFs, with rising or falling transitions respectively, on
the primary input. This experiment is conducted in order to show the size of the ZBDD data structure when all PDFs
in the circuit have been tested and stored in the ZBDD. In particular the simulation of each test is performed by a
topological traversal of the circuit. Consider that the vector with rising transitions is simulated ﬁrst. At each line l,
which is the output of a gate, all PDFs (rising transitions) originating at the primary inputs and terminating at the l is
assumed to be tested. Hence the basic scheme discussed in Section III is used to store all PDFs (rising transitions) for
the primary inputs to the line l are stored in a ZBDD. The process is continued topologically for all gates. At the end
of the ﬁrst topological traversal all PDFs (with rising transitions) are stored as a ZBDD. Similar processing is also
18performed for the second vector (falling transitions). At the end of second traversal, all the PDFs of the circuit are
stored as ZBDD.
The results obtained by this method are shown in Table 10. Columns 2 in Table 10 represents the number of PDFs
covered in the circuit under test (It is actually equal to the total number of PDFs in the circuit). Column 3 represents
the ZBDD nodes required to represent all the PDFs in the circuit under test and demonstrates the effectiveness of the
ZBDD data structure. For example, in circuit C6288, approximately 2*1020 PDFs are represented as a ZBDD with 2
million nodes.
We note that similar discussion has been reported in [6] for the Path Status Graph data structure. Initially the path
status graph contains all of the fan-out structure of the circuit (There is an one-to-one correspondence between the
pathsin the path status graph and in the originalcircuit). Howeverthis is notthe case in the proposedgradingmethod.
Initially, when no PDFs are covered it can be stated that there is only a single node in the ZBDD (A pointer to the
terminal 0 node to represent the NULL set). In [6], when all PDFs in the circuit are covered, it is guaranteed that
the size of the path status graph reaches its initial size (after its size increases during the intermediate steps). In
the proposed method, the size of the ZBDD cannot be determined independent of variable ordering, even when all
PDFs in the circuit are covered. However, the experimental results in [5] report that the method of [6] results into
considerableincrease in the size of the path status graphwhen a large number of PDFs are coveredby a given test set.
Though the results in Table 10 show the effectiveness of the ZBDD to present PDFs, this cannot be used as metric
to estimate the memory limits of the ZBDD to store PDFs. With such ﬁctitious tests, many PDFs are to be stored
simultaneously, and there is an increased probability for sharing of isomorphic sub-graphs in the ZBDD thereby
reducing the number of nodes in the ZBDD. In instances where the number of PDFs to be stored is less than the total
number of PDFs in the circuit, the ZBDD may be represented with more nodes than those used to represent all the
PDFs in the circuit. For example, Table 7 shows that 10,018 nodes (Column 11) are required to store 9,155 PDFs
(Column10) for the circuit c880. However, Table 10 shows that 9,708 nodes (Column 3) are required to store 17,284
PDFs (Column 2) for the circuit c880, for the same variable order. This data also guarantees the property of the
recombination of nodes in the ZBDD, due to the reduction rule of the ZBDD (sharing of isomorphic sub-graphs).
 The second set of ﬁctitious tests described below, was designed in order to analyze the memory requirements of the
proposed data structure as a function of the obtained fault coverage. The memory limits of the ZBDD data structure
were subsequently tested by deriving a set of ﬁctitious tests, each sensitizing only a small portion in the circuit. To
perform this, the sub-graphs from the circuit under test are extracted such that each subgraph contains all the gates
and lines originating from a particular primary input (So the number of sub-graphs will be equal to the number of
primaryinputs in the circuit). For each sub-graphS,l e tSG(P) and SG(n) be the primary outputsand the number of
paths respectively for the sub-graph. Let N denote the number of sub-graphs (ie., the circuit has N primary inputs).
19For each vector, we select SG(P) paths - untested path from the primary input of the subgraphto each of the primary
output of the sub-graph S. Hence SG(P) number of PDFs are tested for each test vector. This process is continued
till all the 2*SG(n) PDFs are tested. The same process can be performed for each of the N sub-graphs. When the N
sub-graphs are processed, all the PDFs in the circuit will be stored in the data structure.
The relation between the total number of PDFs tested and the number of ZBDD nodes required to represent the PDFs
shows the memory characteristics for the ﬁctitious tests. Figure 12(a) and (b) show the memory characteristics for
the circuits C880 and C1908 respectively. (Similar functions were obtained for the remaining benchmarks). We note
here that the results of Table 10 amount to the total number of ZBDD nodes required to represent the functions under
this second setup. It can be observedin Figure 12(a) that 9,708ZBDD nodes were requiredto representall the 17,284
PDFs for the C880 benchmark under this second setup, which is the same as reported in Table 10(Column 3). We
note that the order in which the PDFs are tested greatly affects the number of nodes required to represent the PDFs.
Although different memory characteristics were obtained for different orders of testing PDFs, we never encountered
any problems storing all the PDFs. This property, where the memory characteristics depend on the order of the PDFs
covered not only holds for the ﬁctitious tests but also holds good for any test set generated using an ATPG tool.
Thissecondmethodcan bealso extendedto choosemorethan SG(P) pathsfroma sub-graphS foreach test. Namely
we conducted experiments where the set of ”covered” circuit paths were mutually disjoint. Such a constraint tends
to generate ﬁctitious tests that are memory intensive. Although the memory characteristics though were not exactly
identical to the ones described earlier, they did not show any prohibitive results on the memory requirements.
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Figure 12: Memory Characteristics for the Second Approach for Generating Fictitious Tests
In order to identify the memory limits of the cut-based scheme in terms of number of stored PDFs in a ZBDD, we
applied ﬁctitious test sets that cover all possible PDFs (sensitizable or not) in each of the circuits. The ﬁctitious test sets
were derived as follows. Let I;O and C be the set of primary inputs, primary outputs, and lines in some cut, respectively.
20We randomly select a subset of lines from each of the three sets and derive the subcircuit G that is induced by the lines
in all three subsets. A ﬁctitious test is one that covers all possible rising (or falling) PDFs in G. Thus, we do not actually
derive and apply a test; we simulate a test by storing all the rising (or falling) PDFs inG. For every subcircuit G we do two
simulations, one for the rising and one for the falling PDFs. To derive ﬁctitious test sets with 100% PDF coverage we must
consider each of the possible 2  (I  O  C) combinations at least once in the formation of a subcircuit.
Table 11 lists the results obtained for the cut based approach (Section IV) when the ﬁctitious test set were applied.
The cut-based approach is a necessity for handling system on-chip designs as well as circuits for which it is not possible to
store all tested PDFs. The results listed are for 5 different cuts per circuit, and we report the average results for each circuit.
Circuit # lines #o fP D F s %o fP D F s # Nodes Time
in cut tested tested in ZBDDs (secs)
c880 84 17,147 99.21 4,592 67.91
c1355 123 8,264,636 99.02 89,208 115.6
c1908 109 1,444,988 99.10 61,436 197.16
c2670 192 1,346,837 99.05 34,910 269.7
c3540 388 56,022,963 99.13 98,525 374.19
c5315 951 2,656,052 99.01 66,987 639.20
c6288 479 1.95 * 10
20 99.35 1,127,348 279.87
c7552 821 1,444,268 99.42 83,064 457.73
Table 11: Single cut-based approach for the ﬁctitious test sets
Column 2 lists the number of lines in the cut. Column 3 and 4 reports the number of PDFs tested and the % of PDFs
tested ,respectively. It can be seen from Column 4 that more than 99% of the PDFs are tested. Thus, the cut-based approach
is very accurate. To provably improve on the accuracy of the cut-based method we can partition the circuit into multiple
subcircuits by forming multiple independent cuts. The multiple cuts can be derived by recursive calls to the procedure
Cut Formation() (see SectionIV-A). We should expect more time consuming calculations for the cut based approach, since
the time complexityof the cut-based approachis exponentialto the numberof lines in the cuts. It is therefore mandatedthat
low cardinality cuts be formed. The method of [22] can be modiﬁed appropriately to result into low cardinality cuts that
reduce the total number of partial PDFs effectively. Columns 5 and 6 list the memory requirements and CPU times of the
approach, respectively. A comparison in the number of nodes required by the cut based scheme (Column 5 of Table 11) to
the number of ZBDD nodes of the algorithm in Section III (Column 3 of Table 10) show that the memory requirement of
the approach in Section IV decreases at the expense of CPU time.
VI Conclusion
It is shown that the implicit (nonenumerative) path delay fault coverage problem reduces to a simple sequence of basic
and efﬁcient ZBDD operations. The presented approach is very simple and beneﬁts from the ability of Zero Suppressed
BDDs to store extremelylarge numbersof PDFs. The presented scheme is very efﬁcient and outperformsany existing exact
implicit fault coverage scheme for the path delay fault problem. This result is further strengthened by a recent result in [9]
that proves the intractability of the nonenumerative path delay fault coverage problem.
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